When running a set of test vectors to detect path delay 
Introduction
Failures causing logic circuits to malfunction at desired clock rates are called delay faults or AC faults [lo, 121. There are several delay fault models, including gate delay, path delay, and transition delay. A path delay fault is referred to as the inability of a given path to propagate signal changes within the system clock window.
Information on existing delay test techniques and capabilities may be found in the literature [6, 8, 10, 121.
Computation of appropriate clock frequencies for path delay fault testing in combinational and sequential circuits is crucial for its adoption as an acceptable screening vehicle. In a recent paper [5] , a definition of the guaranteed failure frequency (GFF) for path delay test application was given. ' This work was supported in part by Lucent Technologies.
In this paper, we provide experimental evidence that a properly chosen test frequency will most likely result in the achievement of a nearly optimal delay fault coverage that is possible with the given test vectors, while maintaining a close to maximum manufacturing product yield.
The guaranteed failure frequency (GFF) is the lowest clock frequency above which the circuit is guaranteed to fail when a delay fault exists on any path that is testable b y the given vectors.
We have implemented a selective hazard suppression technique for the calculation of such frequency. Timing simulation is used to achieve this frequency. The method employs ambiguity delay simulation techniques to implement event cancellation for hazard suppression. Also, the minmax or statistical information on delays is used.
The guaranteed working frequency (G W F ) is the highest operating frequency below which the circuit operation is guaranteed to be error-free with respect to all paths tested by the given test vectors applied at the GFF.
Delay faults that might potentially exist in the circuit will not disturb its logic function at low clock rate. By definition, a '(grey" window exists between the frequencies GWF and GFF: in this region not all targeted path delay faults are detectable, and the circuit can potentially fail in operation even after it has passed the tests. If all tests are robust, then the two frequencies will be identical. However, in general, some paths are only nonrobustly tested. The GWF, in that situation, should be suitably lowered for a guaranteed correct operation. Suppose, a two-pattern delay test is applied t o the circuit shown in Fig. 1 . Assuming that each gate has a propagation delay of 1 unit, the output response experiences a dynamic hazard, details of which are shown in Fig. 2 . Notice that for all output strobes at clock frequencies greater than GFF the test will definitely show 0-7803-5276-9/99/$10.00 0 1999 IEEE a failure. At frequencies below GWF the test will produce a correct output. At frequencies between G F F and GWF the test result may be ambiguous becausr of the hazard. For a hazard-free test GFF and GWF will be arbitrarily close. Notice also that the transition at time t = 1 is produced by the shortest path. The transition at time t = 3 is produced by the longest path. Accurate determination of GFF and GWF $.an be performed by a timing simulator.
In general, gate-delays cannot be assumed to be fixed. Technique exist for the simulation of any of the above types of delays. For our experiments, we use unit-delay, minmax-delay, and statistical-delay. In the two latter cases, the simu1,itor produces an ambzguzty raqzon in place of the detailed transient waveform as shown between time units l and 3 in Fig. 2 . The gap between GFF and GWF occurs due to the ambiguity region in which dynamic or static hazards can be expected. Our studies show that, an imprecise evaluation of frequencies GFF and GWF will either over-cptimize the product yield (by overriding some detectable delay faults), or make the testing results too pessirnistic (by not taking credit for some ofthe detectable faiilts). A digital simulation system that supports ambiguous delay modeling is used in our experiments.
Bose et al. [5] propose an event c:tnccllation algorithm to suppress hazards for the purpose of estimating the failure frequency from maximal p<ath delay variations. We improve that method by adding the two techniques mentioned earlier: the common ambiguity cancellation 
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Figure 3: S2'7 circuit diagram technique and the rninmax or statistical timing specification technique. We use capacitance and driver delay information to calculate the real circuit library cell delays. This cell delay database and the above implemented techniques constitute the needed data and methodology for determining the GFF and GWF frequencies.
Illustrative xample: S27
Consider the ISCA.S'S9 benchmark circuit [7] , S 2 7 , shown in Fig. 3 PIS: GO, G1, G2, G3
POs: G17 QIs: G10., G11, G13 QOs: G5, G6, G7
Examples of paths:
Traditional path delay analysis requires the evaluation of the longest physical path in order t o determine the GWF. Since, not all physical paths are functional, ideally, the GWF should be selected from the set of all functionally sensitizable paths. The longest functionally sensitizable path is sometimes referred to as the critical path. Every functionally sensitizable path needs t o be tested for both slow to rise (STR) and slow to full (STF) signal transitions. The propagation delays for these two events are normally different. In our analysis, we will obtain GFF and GWF only for the longest path that is sensitized by the given test vectors.
For S27 we use two types of test vectors: a deterministic test set and a randomly generated set of vectors with 0.5 input signal probabi1ities.l The deterministic vectors were obtained from a sequential circuit test generation program, Gentest [l, 31. Fig. 4 shows portions of timing waveforms that resulted from the application of the set of deterministic vectors t o S27. This result was obtained by a timing simulation program, ATTSIM [2] . Simulation was done in the minmax-delay mode [4] , using the 0.9-micron CMOS library of Lucent Technologies. Vectors are applied to primary inputs at the rising edge of the clock signal (C). Primary output (G17) and flip-flop signals (G5, G6 and G7) are shown in Fig. 4 . The shaded portions are the ambiguity regions in which possible transients might occur. When the clock period decreases below 10.9 ns some unknown signals appear. These are shown as values half-way between "high" (logic 1) and "low" (logic 0) values. The first mismatch a t the primary output occurs on vector number 22, and is caused by an incorrect value in G7. Thus, GWF corresponds to a clock period of 10.9 ns.
'The signal probability of a line is the probability that the line will carry a value 1. Next, the sirnul.ation is repeated using the selected timing mode (minmax-delay for the present example). Starting from a large clock period, where the results match with the zero-delay output, we repeat the sirndation successively reducing the clock period until a mismatch occurs. In general for the timing mode, the logic transitions have the ambiguit>r regions (shown as shaded area in Fig. 5 ). Since we are reducing the clock period from a large value, the first failure occurs due the longest delay path that is sensitized by the vectors. This period corresponds to GWF. For the failing output, if we subtract the width of the ambiguity region from the clock period, we get the period of GFF. If the circuit has multiple outputs, notice that the GFF is the test frequency for that specific output where the failure is observed. The GWF, of course, is a valid operating frequencies for all outputs of the circuit. Table 1 shows the measured values for GFF and GWF for S27 using both deterministic and 1,000 random vectors. Notice that the 
GFF and GWF Evaluation
Our evaluation of GFF and GWF is based upon Lucent Technologies' ATTSIIVI 3. 5 [a], mixed-mode (analog and digital) timing simulation system. The simulator was used in unit-delay, rrtinmax-delay and statistical-delay modes, in addition to the zero-delay simulation. The circuits were modeled using the 0.9-micron CMOS library of Lucent. The simulator extracts the minimum (&in) and maximum ( d m a z ) delays for all gates. Simulation algorithms for the minmax-delay mode are described by Bierbauer et al. [4] .
In the statistical-dehy mode, each gate is modeled with a Gaussian gatedelay distribution for which the mean ( p ) and standard deviation (CT) are obtained from the mirimax-delay parameters, as follows:
The simulator computes logic values for signals using an event-driven procedure. In addition, a signal is also characterized by its event-time distribution. When an event (signal change:) at an input of a gate causes a change at the output, the event-time distribution for the output is obtained as the convolution of the input eventtime distribution and the gate-delay distribution of the gate [9] . The statistical-delay simulation in ATTSIM is referred to as the JY -c delay simulation. The user can specify any value of K , which is used t o multiply the standard deviations of all gates. In our analysis, we used K = 6. The procedure of Fig. 6 was implemented in a shell script t o automatically execute the simulator and also t o postprocess the results. A Per1 program was used to generate the command files during the repeated executions of the simulator. The remaining columns give the values of GFF and GWF determined from unit-delay, minmax-delay and 6 -(T statistical-delay simulations, respectively. Unitdelay frequencies are higher, but it represents a fictitious case. The other two delay models give lower test (GFF) and operating (GWF) frequencies, with 6 -0 delay model being more pessimistic.
Experimental Results

INPUTS
At the time this work was done, path delay tests were not available. We hope to analyze such vectors in the future. One would expect that delay tests will activate longer, ideally the longest, paths and will produce lower GFF and GWF.
Conclusion
GFF and GWF are important parameters in determining the circuit performance. For at-speed testing, one must determine the test clock rate. An ideal delay test for the critical (longest) path should only activate that path and should not activate any other shorter path. For such a test, the test frequency (GFF) and operating frequency (GWF) can be identical. When the test is not robust, it activates other shorter paths. This test can be robust for some shorter path. We then increase the test frequency (GFF) to actually measure the failure of that shorter path. In other words, the at-speed test should rely on testing only those paths that are robustly tested by the given vectors. If these paths are shorter than the critical paths, we must elevate the test frequency.
The K -0 delay model leads to the most realistic performance values. GFF and GWF are, in general, functions of the given test vectors, the circuit topology, and the component delays. It is of utmost importance t o have good set of test patterns before these frequencies could be reasonably sized. Good test patterns need to be able t o exercise all critical paths in the circuit.
It should be pointed out that the GFF and GWF computed through our experiments only cover delay faults that follow the statistical distribution given by the cell library. The cell library delay values only reflect a normal manufacturing process. Obviously, catastrophic defects are not part of this assessment. 
